Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A maximum likelihood decoder comprising:

a first probability computing means for computing a logarithm of branch metric (γ), which is a logarithm of probability of a particular branch of a Trellis diagram, computed only based on the knowledge of input and output symbols associated with the particular branch;

a second probability computing means for computing a logarithm of forward state metric (α), which is a logarithm of probability of a particular state of the Trellis diagram, given the probabilities of states at previous time instances;

a third probability computing means for computing a logarithm of backward state metric (β) , which is a logarithm of probability of the particular state of the Trellis diagram, given the probabilities of states at future time instances,

wherein each of said second probability computing means and said third probability computing means includes

a path selection means, said path selection means including:

a plurality of comparator circuits to perform comparison operation, and

a plurality of selectors to perform selection operation; and

an absolute value selecting means, said absolute value selecting means including:

a plurality of absolute value computation circuits to perform absolute

value computation, and

a plurality of selectors to perform selection operation,

wherein comparison operations within the path selecting means and absolute value computation within the absolute value selecting means are carried out concurrently in log likelihood computations, and selection processing operations performed within the path selecting means and absolute value selecting means are carried out concurrently in log likelihood computations, and

wherein said absolute value data selecting means compares said computed absolute value data to determine which is larger on the basis of information on the outcome of comparison obtained by a plurality of said comparator circuits, and

wherein said path selection means operates to generate corrections to said probability of the particular state of the Trellis diagram using at least two paths, one path showing a maximum likelihood and another path showing a second maximum likelihood, from at least three paths in the Trellis diagram; and

a soft-output determining means for determining a log soft-output logarithmically expressing a soft-output in each time slot, given said forward and backward state metrics as well as said branch metric.

2. (Previously Presented) The decoder according to claim 1, wherein each of said plurality of comparator circuits includes

a log likelihood comparator for comparing log likelihood of all combinations of said at least two paths selected from said at least three paths.

3. (Previously Presented) The decoder according to claim 2, wherein each of said plurality of absolute value computation circuits includes

a computation means for computing absolute values of the difference of said at least two paths selected from said at least three paths.

4. (Previously Presented) The decoder according to claim 3, wherein each of said plurality of selectors includes

an absolute value selection means for selecting an absolute value of the difference between data corresponding to a maximum likelihood path and data corresponding to a second maximum likelihood path selected from said at least three paths.

- 5. (Previously Presented) The decoder according to claim 4, further comprising:
- a linear approximation means for computing by linear approximation a correction term added to obtain said log likelihood and expressed by a one-dimensional function relative to a variable, said linear approximation means using said variable as an absolute value of the difference between data corresponding to said maximum likelihood path and fed from said absolute value selection means and data corresponding to said second maximum likelihood path.
- 6. (Previously Presented) The decoder according to claim 5, wherein said linear approximation means computes said correction term by expressing a coefficient representing the gradient of said one-dimensional function for multiplying said variable at least by means of a power exponent of 2.

7. (Original) The decoder according to claim 6, wherein said linear approximation means discards lower bits of an input data according to the power exponent expressing the coefficient representing the gradient of said function.

8. (Previously Presented) The decoder according to claim 6, wherein said linear approximation means discards bits from the lowest bit to the k-th lowest bit of the input data when the coefficient representing the gradient of said function is expressed by -2-k.

9. (Previously Presented) The decoder according to claim 6, wherein said linear approximation means computes said correction term by expressing the coefficient representing an intercept of said function by means of a power exponent of 2.

10. (Original) The decoder according to claim 9, wherein said linear approximation means computes said correction term by expressing the coefficient representing the intercept of said function by means 2 ^m - 1.

11. (Previously Presented) The decoder according to claim 10, wherein said linear approximation means discards bits from the lowest bit to the k-th lowest bit of the n-bit input data and inverts m bits from the k+1-th lowest bit to the m+k-th lowest bit when the coefficient representing the gradient of said function is expressed by means of -2-k.

12. (Original) The decoder according to claim 6, wherein said correction term shows a positive value.

PATENT ·
Serial No. 09/876,742
Attorney Docket No. 450100-03274

13. (Original) The decoder according to claim 12, wherein said linear approximation means makes the correction term equal to 0 when a negative value is produced by computing said correction term.

14-61. (Canceled)

00320708